temperature and must operate below fixed temperature limits.
Addressing these objectives requires investigation into transistor and diode silicon area. Advanced double-sided cooling multiple technology pathways that involve materials and configurations with aggressive heat transfer coefficients show the thermal control. Silicon carbide (SiC) materials offer the possibility of meeting these targets for a 1250C maximum junction temperature, but further investigation is needed. Even promiseo perationati signicatly e at temeratures, with maximum tolerable junction temperatures of 2000C, but whether the entire inverter system can tolerate these effective heat transfer coefficients of 5,000 to 10,000 W/m2-K will elevated temperatures remains to be seen. In the area of be needed for coolant temperatures of 1050C or higher.
thermal control for power electronics, multiple technologies and configurations are under investigation. For conventional Index Terms-Inverters, Cooling, Semiconductor Device inverters, the thermal interface material (TIM) that thermally Thermal Management, Semiconductor Device Thermal Control joins the inverter baseplate to a heat sink has long been recognized as a source of high thermal resistance. This leads to the development of advanced TIMs with drastically reduced thermal resistance. Other concepts decrease the overall E lectric drive technologies, which include electric thermal resistance by eliminating the need for TIMs machines (motors and generators) as well as the altogether. Finally, double-sided power electronics cooling associated power electronics (inverters, DC-to-DC converters, concepts that significantly increase the heat sink area per etc.), represent a key enabling technology for advanced hybrid package have been commercialized by a major automotive and electric vehicles that can reduce U.S. petroleum original equipment manufacturer [1] . consumption. However, to penetrate the market, these electric There is a need for system-level analysis that compares the drive technologies must enable vehicle solutions that are thermal performance of these conventional and new inverter economically justifiable in large numbers to the average package designs. This paper begins to address this need. The consumer. As critical components of the electric drive system results highlight differences in thermal performance of options are made smaller, lighter, and more cost effective, heat for the thermal control of inverters. removal becomes an increasing challenge. U is the effective convection coefficient, AE is the area aenhancement ratio (the ratio of total convective surface area to the baseplate area), and qe s an efticiency term that gives the T effective use of the area enhancement. Fig. 6 shows how U relates to h and the term AEf. Three examples appear in Fig.  31 2 U 6. Point A corresponds to a submerged liquid jet that has a n/ / 4 heat transfer coefficient of 65,000 W/m2, over the target surface with no area enhancement. Thus, the effectve heat e 5 transfer coefficient is 65,000 W/m2-K. PointB corresponds to ; [~~~~~~~~~~a pin fin heat exchanger with 20,000 W/m2-K heat transfer coefficient and an area enhancement of 3 with pin efficiency Since the baseline package requires a TIM, it uses a range of thermal resistances that range from 5 mm2-K/W, representing an advanced TIM to 100 mm2-K/W, representing [5] .boundary condition iS shown in Table V . The constant flux limited bynon-SiCcomponent [4] ,[boundary condition results in a temperature distribution across B. Assumptions the semiconductor device surface as opposed to an isothermal The following is a discussion of key assumptions used in condition. The average temperature of the constant flux this study with their potential implications. The assumptions boundary conditions is approximately the same as that of the relate to coolant temperature, solder layers, semiconductor isothermal boundary condition. However, the maximum boundary conditions, heat transfer coefficients, and double-temperature of the device is approximately 60C higher for the sided cooling configurations. In addition, a brief overview of constant flux boundary condition for the same overall heat heat dissipation targets is included to put the results in the dissipation under the simulated conditions. The implication is proper context. that the heat fluxes shown in this study should be viewed as The coolant temperature used in the analysis must be upper bounds (i.e., overestimates). In addition to using the viewed in relation to the investigated package. All the results isothermal boundary condition for the semiconductor devices, were examined at the level of a single package that consists of the junction temperatures for the IGBT and the diode were set one IGBT and one diode. Interactions between multiple to the maximum. This is a conservative assumption, as the packages on a single inverter are not considered. The bulk IGBT and diode would probably not be at their maximum coolant temperature referenced in this paper is the coolant junction temperatures at the same time. temperature available to that package locally at its convective As previously discussed, the exact mechanism for the boundary layer. This coolant temperature will likely be convective heat transfer is left unspecified in the analysis. warmer than the coolant inlet temperature unless special Instead, a range of values representing the effective accommodations are made in the design (e.g., parallel convection coefficient at the package model's convective channels). boundary layer is used. To make comparison easier, each
In this study, the resistances of solder joints were neglected. package configuration has the same constant area for A comparison was made between an FEA model with solder convective heat transfer. The remainder of each package is joint resistance modeled and without to determine the effect of assumed to have an adiabatic boundary condition with no this assumption on heat dissipation prediction. The error thermal interaction with other packages.
introduced by neglecting these resistances was less than 300,
The double-sided heat transfer is addressed by assuming the which is acceptable for the purposes of this comparative package designs are mirrored for a double-sided cooling study.
configuration. This assumes the same heat transfer coefficient and bulk coolant temperature are available on both sides of the package and that there is an equivalent thermal conductance in both directions. The maximum heat dissipation rate for the double-sided package is assumed to be twice that of the single-sided package, because the area for convective heat transfer is doubled. coefficients of 5,000 W/m2-K to 15,000 W/m2-K are required for single-sided designs to meet the heat flux dissipation goal. Cooling strategies such as conventional forced air cooling with fins and free convection to air may be challenged to provide sufficient convective cooling under these conditions. Investigations with forced air cooling are being investigated, and further analysis is needed. Fig. 10 shows how heat dissipation changes for the baseline configuration as a function of bulk coolant temperature for several convective heat transfer conditions. The maximum junction temperature is assumed to be 1250C. In Fig. 10, 
SCf=q(h --
The IHS and DBSC concepts show the greatest potential.
100%0 (2) As the convection coefficient increases, the thermal where SCtis the sensitivity coefficient for factorf q" is the spreading in the heat sink seems to be less significant when heat flux dissipation,fih is the highest value of the given factor, the DBSC is compared to the IHS concepts. Thus, a smaller and £ is the lowest value of the given factor. The difference area DBSC could be used with nearly the same performance between the average value of heat flux dissipation when the as a larger area DBSC concept. 
